IDT71028 데이터 시트보기 (PDF) - Integrated Device Technology

부품명

상세내역

일치하는 목록

IDT71028

CMOS Static RAM 1 Meg (256K x 4-Bit)

Integrated Device Technology 

IDT71028 CMOS Static RAM

1 Meg (256K x 4-Bit)

Commercial and Industrial Temperature Ranges

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)

ADDRESS

CS

WE

DATAOUT

DATAIN

tWC

tAW

tAS

tWP (2)

tWR

tWHZ (6)

tOW (5)

(3)

HIGH IMPEDANCE

tDW

tDH

DATAIN VALID

tCHZ (5)

(3)

2966 drw 07

Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)

ADDRESS

CS

tAS

WE

DATAIN

tWC

tAW

tCW

tWR

tDW

tDH

DATAIN VALID

2966 drw 08

NOTES:

1. A write occurs during the overlap of a LOW CS and a LOW WE.

2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, tWP must be greater than or equal to tWHZ + tDW to allow the I/O drivers to turn off and data to be placed

on the bus for the required tDW. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified tWP.

3. During this period, I/O pins are in the output state, and input signals must not be applied.

4. If the CS LOW transition occurs simultaneously with or after theWE LOW transition, the outputs remain in a high-impedance state.

5. Transition is measured ±200mV from steady state.

6.462

Share Link: