ICSSSTUA32S869BHLF-T 데이터 시트보기 (PDF) - Integrated Circuit Systems

부품명

상세내역

일치하는 목록

ICSSSTUA32S869BHLF-T

14-Bit Configurable Registered Buffer for DDR2

Integrated Circuit Systems 

ICSSSTUA32S869B

Advance Information

Register Timing

RESET#

DCS#

CSR#

CLK

CLK#

D1 - D14(1)

Q1 - Q14 (1)

PAR_IN1,(2)

PAR_IN2,

PPO1,(2)

PPO2

PTYERR1#,(2)

PTYERR2#,

n

n+1

n+2

n+3

n+4

tsu

tH

tPD

CLK to Q

tSU

tH

tPD

CLK to PPO

tPD

CLK to PTYERR#

tPD

CLK to PTYERR#

Note 1 This range doesn't include D1, D4 and D7 and their corresponding outputs

1173—10/28/05

8

Share Link: