datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

ICS9169CM-273 데이터 시트보기 (PDF) - Integrated Circuit Systems

부품명
상세내역
일치하는 목록
ICS9169CM-273
ICST
Integrated Circuit Systems ICST
ICS9169CM-273 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
ICS9169C-273
Pin Descriptions
PIN NUMBER
1
2
3
4,11,20,26
PIN NAME
VDD1
X1
X2
GND
TYPE
PWR
IN
OUT
PWR
DESCRIPTION
Power for device logic, and 24/48MHz output
XTAL or external reference frequency input. This input
includes XTAL load capacitance and feedback bias for a
12-16M Hz crystal, nominally 14.31818M Hz external crystal
load of 30pF to GND recommended for VDD power on faster
than 2.0ms.
XTAL output which includes XTAL load capacitance.
External crystal load of 10pF to GND recommended for VDD
power on faster than 2.0ms.
Ground for device logic.
CPU(1)
OUT
Processor clock output which is a multiple of the input
reference frequency.
5
FS0
IN
Frequency multiplier select pin. See shared pin description.*
6,7,9,10,15,16,17,18,19
8
12
CPU
(2:5) (8:12)
VDD2
CPU(6)
FS1
OUT
PWR
OUT
IN
Processor clock outputs which are a multiple of the input
reference frequency.
Power for CPU(1:6) output buffers only. Can be reduced VDD
for 2.5V (2.375-2.62V) next generation processor clocks.
Processor clock output which is a multiple of the input
reference frequency internal pull up devices.
Frequency multiplier select pin. See shared pin description.*
13
14
28, 27, 25, 24, 22, 21
23
29
30
31
32
CPU(7)
FS2
VDD3
BUS (1:6)
VDD4
VDD5
24MHz
48MHz
REF
BSEL
OUT
IN
PWR
OUT
PWR
PWR
OUT
OUT
OUT
IN
Processor clock output which is a multiple of the input
reference frequency internal pull up devices.
Frequency multiplier select pin. See shared pin description.*
Power for CPU(7:12) output buffers. Must be nominal
3.3V (3.0 to 3.7V)
BUS clock outputs which are a multiple of the input reference
clock.
Power for BUS clock buffers BUS(1:6).
Power for fixed clock buffer (48 MHz, 24 Mhz).
Fixed 24MHz clock (assuming a 14.31818MHz REF
frequency).
Fixed 48MHz clock (assuming a 14.31818MHz REF
frequency).
Fixed 14.31818M Hz clock (assuming a 14.31818M Hz REF
frequency).
Selection for synchronous or asynchronous bus clock
operation. See shared pin programming description late in this
data sheet for further explanation.
* The internal pull-up will vary from 350K to 500K based on temperature.
2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]