datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

HEF4520B 데이터 시트보기 (PDF) - Philips Electronics

부품명
상세내역
일치하는 목록
HEF4520B
Philips
Philips Electronics Philips
HEF4520B Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
Philips Semiconductors
Dual binary counter
Product specification
HEF4520B
MSI
DESCRIPTION
The HEF4520B is a dual 4-bit internally synchronous
binary counter. The counter has an active HIGH clock
input (CP0) and an active LOW clock input (CP1), buffered
outputs from all four bit positions (O0 to O3) and an active
HIGH overriding asynchronous master reset input (MR).
The counter advances on either the LOW to HIGH
transition of the CP0 input if CP1 is HIGH or the HIGH to
LOW transition of the CP1 input if CP0 is low. Either CP0 or
CP1 may be used as the clock input to the counter and the
other clock input may be used as a clock enable input. A
HIGH on MR resets the counter (O0 to O3 = LOW)
independent of CP0, CP1.
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
Fig.1 Functional diagram.
PINNING
CP0A, CP0B
CP1A, CP1B
MRA, MRB
O0A to O3A
O0B to O3B
clock inputs (L to H triggered)
clock inputs (H to L triggered)
master reset inputs
outputs
outputs
FAMILY DATA, IDD LIMITS category MSI
See Family Specifications
Fig.2 Pinning diagram.
HEF4520BP(N): 16-lead DIL; plastic
(SOT38-1)
HEF4520BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)
HEF4520BT(D): 16-lead SO; plastic (SOT109-1)
(SOT109-1)
( ): Package Designator North America
January 1995
2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]