EN25P80 데이터 시트보기 (PDF) - Eon Silicon Solution Inc.

부품명

상세내역

일치하는 목록

EN25P80

8 Mbit Uniform Sector, Serial Flash Memory

Eon Silicon Solution Inc. 

EN25P80

Sector Erase (SE) (D8h)

The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be

accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write

Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the in-

struction code, and three address bytes on Serial Data Input (DI). Any address inside the Sector (see

Table 2.a and Table 2.b) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#)

must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 12.. Chip Select (CS#) must be driven High after the eighth

bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not

executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle (whose duration

is tSE) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check

the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed

Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed,

the Write Enable Latch (WEL) bit is reset.

A Sector Erase (SE) instruction applied to a page which is protected by the Block Protect (BP2, BP1, BP0)

bits (see Table 3.a and Table 3.b) is not executed.

This Data Sheet may be revised by subsequent versions 14 ©2004 Eon Silicon Solution, Inc., www.essi.com.tw

or modifications due to changes in technical specifications.

Rev. C, Issue Date: 2006/12/25

Share Link: