datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

DM96LS02 데이터 시트보기 (PDF) - Fairchild Semiconductor

부품명
상세내역
일치하는 목록
DM96LS02 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
October 1988
Revised March 2000
DM96LS02
Dual Retriggerable Resettable Monostable Multivibrator
General Description
The DM96LS02 is a dual retriggerable and resettable
monostable multivibrator. The one-shot provides excep-
tionally wide delay range, pulse width stability, predictable
accuracy and immunity to noise. The pulse width is set by
an external resistor and capacitor. Resistor values up to 1.0
Mreduce required capacitor values. Hysteresis is pro-
vided on both trigger inputs of the DM96LS02 for increased
noise immunity.
Features
s Required timing capacitance reduced by factors of 10 to
100 over conventional designs
s Broad timing resistor range—1.0 kto 2.0 M
s Output Pulse Width is variable over a 2000:1 range by
resistor control
s Propagation delay of 35 ns
s 0.3V hysteresis on trigger inputs
s Output pulse width independent of duty cycle
s 35 ns to output pulse width range
Ordering Code:
Order Number Package Number
Package Description
DM96LS02M
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM96LS02N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
VCC = Pin 16
GND = Pin 8
Pin Descriptions
Pin
Names
Description
I0
Trigger Input (Active Falling Edge)
I0
Schmitt Trigger Input (Active Falling Edge)
I1
Schmitt Trigger Input (Active Rising Edge)
CD Direct Clear Input (Active LOW)
Q
True Pulse Output
Q
Complementary Pulse Output
© 2000 Fairchild Semiconductor Corporation DS009816
www.fairchildsemi.com

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]