datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

DG9408 데이터 시트보기 (PDF) - Vishay Semiconductors

부품명
상세내역
일치하는 목록
DG9408 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
DG9408, DG9409
Vishay Siliconix
Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers
DESCRIPTION
The DG9408, DG9409 uses BiCMOS wafer fabrication
technology that allows the DG9408, DG9409 to operate on
single and dual supplies. Single supply voltage ranges from
3 V to 12 V while dual supply operation is recommended with
± 3 V to ± 6 V.
The DG9408 is an 8-channel single-ended analog
multiplexer designed to connect one of eight inputs to a
common output as determined by a 3-bit binary address
(A0, A1, A2). The DG9409 is a dual 4-channel differential
analog multiplexer designed to connect one of four
differential inputs to a common dual output as determined by
its 2-bit binary address (A0, A1). Break-before-make
switching action to protect against momentary crosstalk
between adjacent channels.
As a committed partner to the community and the
environment, Vishay Siliconix manufactures this product with
lead (Pb)-free device terminations. The DG9408, DG9409
are offered in a QFN package that has a nickel-palladium-
gold device terminations and is represented by the
lead (Pb)-free “-E4” suffix. The nickel-palladium-gold device
terminations meet all the JEDEC standards for reflow and
MSL ratings.
FEATURES
Halogen-free According to IEC 61249-2-21
Definition
• 2.7 V to 12 V single supply or ± 3 V to ± 6 V
dual supply operation
• Low on-resistance - RON: 3.9 typ.
• Fast switching: tON - 42 ns, tOFF - 24 ns
• Break-before-make guaranteed
• Low leakage
• TTL, CMOS, LV logic (3 V) compatible
• 2000 V ESD protection (HBM)
• Compliant to RoHS Directive 2002/95/EC
BENEFITS
• High accuracy
• Single and dual power rail capacity
• Wide operating voltage range
• Simple logic interface
APPLICATIONS
• Data acquisition systems
• Battery operated equipment
• Portable test equipment
• Sample and hold circuits
• Communication systems
• SDSL, DSLAM
• Audio and video signal routing
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
DG9408
QFN16
S1 A2 V-
D
16 15 14 13
DG9409
QFN16
S1b Db V- Da
16 15 14 13
S2 1
GND 2
S3 3
S4 4
Decoder/Driver
5
6
7
8
A0 V+ A1 S8
Top View
12 S5
11 S6
10 EN
9
S7
S2b 1
GND 2
S3b 3
S4b 4
Decoder/Driver
12 S1a
11 S2a
10 EN
9
S3a
5
6
7
8
A0 V+ A1 S4a
Top View
Document Number: 71870
www.vishay.com
S11-1229-Rev. C, 20-Jun-11
1
This document is subject to change without notice.
THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]