CY7C4255-15AC(2004) 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명

상세내역

일치하는 목록

CY7C4255-15AC
(Rev.:2004)

8K/16K x 18 Deep Sync FIFOs

Cypress Semiconductor 

Switching Waveforms (continued)

Programmable Almost Empty Flag Timing (applies only in SMODE (SMODE is LOW))

tCLKH

tCLKL

WCLK

WEN

tENS tENH

CY7C4255

CY7C4265

WEN2

PAE

RCLK

REN

tENS tENH

tSKEW3 [23]

Note

22

tPAE synch

N + 1 WORDS

INFIFO

tENS

tENS tENH

Programmable Almost Full Flag Timing

Note

24

tPAE synch

4255–14

WCLK

WEN

tCLKH

Note 25

tCLKL

tENS tENH

PAF [26]

RCLK

REN

tPAF

FULL– M WORDS

INFIFO [27]

FULL– (M+1) WORDS

IN FIFO[28]

tPAF

tENS

4255–15

Notes:

22. PAE offset − n.

23. tSKEW3 is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and

the rising RCLK is less than tSKEW3, then PAE may not change state until the next RCLK.

24. If a read is preformed on this rising edge of the read clock, there will be Empty + (n−1) words in the FIFO when PAE goes LOW.

25. PAF offset = m. Number of data words written into FIFO already = 8192 − (m + 1) for the CY7C4255 and 16384 − (m + 1) for the CY7C4265.

26. PAF is offset = m.

27. 8192 − m words in CY7C4255 and 16384 – m words in CY7C4265.

28. 8192 − (m + 1) words in CY7C4255 and 16384 – (m + 1) CY7C4265.

Document #: 38-06004 Rev. *B

Page 11 of 22

Share Link: