CY7C4261-25(2003) 데이터 시트보기 (PDF) - Cypress Semiconductor
부품명
상세내역
일치하는 목록
CY7C4261-25 Datasheet PDF : 18 Pages
| |||
Table 1. Writing the Offset Registers
LD WEN WCLK[1]
Selection
0
0
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
0
1
No Operation
1
0
Write Into FIFO
1
1
No Operation
CY7C4261
CY7C4271
The number formed by the empty offset least significant bit
register and empty offset most significant bit register is
referred to as n and determines the operation of PAE. PAF is
synchronized to the LOW-to-HIGH transition of RCLK by one
flip-flop and is LOW when the FIFO contains n or fewer unread
words. PAE is set HIGH by the LOW-to-HIGH transition of
RCLK when the FIFO contains (n+1) or greater unread words.
The number formed by the full offset least significant bit
register and full offset most significant bit register is referred to
as m and determines the operation of PAF. PAE is synchronized
to the LOW-to-HIGH transition of WCLK by one flip-flop and is
set LOW when the number of unread words in the FIFO is
greater than or equal to CY7C4261 (16K-m) and CY7C4271
(32K-m). PAF is set HIGH by the LOW-to-HIGH transition of
WCLK when the number of available memory locations is
greater than m.
Table 2. Status Flags
Number of Words in FIFO
CY7C4261
CY7C4271
0
1 to n[2]
0
1 to n[2]
(n+1) to (16384 − (m+1))
(16384 − m)[3] to 16383
(n+1) to (32768 − (m+1))
(32768 − m)[3] to 32767
16384
32768
FF
PAF
H
H
H
H
H
H
H
L
L
L
PAE
EF
L
L
L
H
H
H
H
H
H
H
Width-Expansion Configuration
Flag Operation
Word width may be increased simply by connecting the corre- The CY7C4261/71 devices provide four flag pins to indicate
sponding input controls signals of multiple devices. A the condition of the FIFO contents. Empty, Full, PAE, and PAF
composite flag should be created for each of the end-point are synchronous.
status flags (EF and FF). The partial status flags (PAE and PAF)
can be detected from any one device. Figure 2 demonstrates Full Flag
a 18-bit word width by using two CY7C4261/71s. Any word
width can be attained by adding additional CY7C4261/71s.
The Full Flag (FF) will go LOW when the device is full. Write
operations are inhibited whenever FF is LOW regardless of the
When the CY7C4261/71 is in a Width-Expansion Configu-
ration, the Read Enable (REN2) control input can be grounded
state of WEN1 and WEN2/LD. FF is synchronized to WCLK, i.e.,
it is exclusively updated by each rising edge of WCLK.
(see Figure 2). In this configuration, the Write Enable 2/Load
(WEN2/LD) pin is set to LOW at Reset so that the pin operates Empty Flag
as a control to load and read the programmable flag offsets.
The Empty Flag (EF) will go LOW when the device is empty.
Read operations are inhibited whenever EF is LOW,
regardless of the state of REN1 and REN2. EF is synchronized
to RCLK, i.e., it is exclusively updated by each rising edge of
RCLK.
Note:
1. The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and a read is performed on the LOW-to-HIGH transition of RCLK.
2. n = Empty Offset (n = 7 default value).
3. m = Full Offset (m = 7 default value).
Document #: 38-06015 Rev. *B
Page 4 of 18
Share Link: 