CY7C024AV(1999) 데이터 시트보기 (PDF) - Cypress Semiconductor
부품명
상세내역
일치하는 목록
CY7C024AV Datasheet PDF : 18 Pages
| |||
PRELIMINARY
CY7C024AV/025AV/026AV
CY7C0241AV/0251AV/036AV
Switching Waveforms (continued)
Write Cycle No.1: R/W Controlled Timing[28, 29, 30, 31]
tWC
ADDRESS
OE
[32,33]
CE
R/W
DATA OUT
DATA IN
tAW
tSA
tPWE[31]
NOTE 35
tHZWE[34]
tSD
tHZOE[34]
tHA
tLZWE
tHD
NOTE 35
Write Cycle No. 2: CE Controlled Timing[28, 29, 30, 36]
tWC
ADDRESS
[32,33]
CE
tSA
R/W
tAW
tSCE
tSD
DATA IN
tHA
tHD
Notes:
28. R/W must be HIGH during all address transitions.
29. A write occurs during the overlap (tSCE or tPWE) of a LOW CE or SEM and a LOW UB or LB.
30. tHA is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
31. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tPWE or (tHZWE + tSD) to allow the I/O drivers to turn off and data to be placed on
the bus for the required tSD. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tPWE.
32. To access RAM, CE = VIL, SEM = VIH.
33. To access upper byte, CE = VIL, UB = VIL, SEM = VIH.
To access lower byte, CE = VIL, LB = VIL, SEM = VIH.
34. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
35. During this period, the I/O pins are in the output state, and input signals must not be applied.
36. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
10
Share Link: 