CS7622 데이터 시트보기 (PDF) - Cirrus Logic

부품명

상세내역

일치하는 목록

CS7622

CCD Imager Analog Processor

Cirrus Logic 

VOUT (V)

1.07

CS7622

0.5

8X 4X

2X

1X

0.125 0.25

0.5

1.0

VIN (V)

00 01

10

11

ADC OUTPUT

Figure 7. Transfer function of VGA circuit (assuming full scale level of 1.0 V)

Φ1

Φ2

Φ1

C1

C3

C5

100 KΩ C1

C2

C4

VIN

VOUT

-A1

Vo1

-A2

Vo2

-A3

100 KΩ Cb STAGE 1

VREF

STAGE 2

STAGE 3

2

ADC

CONTROLS C3, C5

CONTROLS GAIN ADJUST BLOCK IN DIGITAL

Figure 8. Block diagram of CDS/VGA circuit

a fixed gain of 1x is selected, DOUT[12:3] is used

as the output, a fixed gain of 2x will use

DOUT[11:2], etc. In order to use this mode, the

fixed gain register (14h) should be set and the cali-

bration offset registers (OEh - 10h) should be set to

0.

The CDS/VGA circuit is composed of three stages.

The first stage has a fixed gain of 1, and the second

and third stages have variable gain with a combined

gain range of 1 to 8 (0-18 dB). Figure 8 shows a

block diagram of the CDS/VGA circuit. The total

gain is A = (C2/C3)(C4/C5) which is adjusted by

varying C3 and C5. The capacitor Cb on the front

of stage 1 is for black level adjustment and will be

discussed in detail later.

This circuit utilizes a two phase non-overlapping

clock to perform the desired CDS function. The

two phase clock also allows the video signal to be

passed to the output while retaining a positive po-

larity signal. Figure 9 shows a timing diagram of

the two phase clock along with the CCD signal and

output signals of stages one, two and three.

There is an internal mid-scale DC bias level circuit

at the input pin. This allows AC coupling into the

CS7622 with a capacitor and having the input auto-

DS322PP1

9

Share Link: