WED9LC6816V1310BC 데이터 시트보기 (PDF) - White Electronic Designs => Micro Semi
부품명
상세내역
일치하는 목록
WED9LC6816V1310BC Datasheet PDF : 27 Pages
| |||
White Electronic Designs
WED9LC6816V
SSRAM Operation Truth Table
Operation
Deselected Cycle, Power Down
WRITE Cycle, Begin Burst
READ Cycle, Begin Burst
READ Cycle, Begin Burst
READ Cycle, Suspend Burst
READ Cycle, Suspend Burst
READ Cycle, Suspend Burst
READ Cycle, Suspend Burst
WRITE Cycle, Suspend Burst
WRITE Cycle, Suspend Burst
Address Used
None
External
External
External
Current
Current
Current
Current
Current
Current
SSCE#
H
L
L
L
X
X
H
H
X
H
SSADS#
L
L
L
L
H
H
H
H
H
H
SSWE#
X
L
H
H
H
H
H
H
L
L
SSOE#
X
X
L
H
L
H
L
H
X
X
DQ
High-Z
D
Q
High-Z
Q
High-Z
Q
High-Z
D
D
NOTE:
1. X means “don’t care”, H means logic HIGH. L means logic LOW.
2. All inputs except SSOE# must meet setup and hold times around the rising edge (LOW to HIGH) of SSCK.
3. Suspending burst generates wait cycle
4. For a write operation following a read operation, SSOE# must be HIGH before the input data required setup time plus High-Z time
for SSOE# and staying HIGH through out the input data hold time.
5. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
SSRAM Partial Truth Table
Function
READ
SSWE#
H
BWE0#
X
BWE1# BWE2#
X
X
WRITE one Byte (DQ0-7)
WRITE all Bytes
L
L
H
H
L
L
L
L
BWE3#
X
H
L
Contact factory for ordering information.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
September, 2003
Rev. 1
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
Share Link: 