B340A 데이터 시트보기 (PDF) - Linear Technology
부품명
상세내역
일치하는 목록
B340A Datasheet PDF : 24 Pages
| |||
LT3975
APPLICATIONS INFORMATION
The LT3975 may be synchronized over a 250kHz to 2MHz
range. The RT resistor should be chosen to set the LT3975
switching frequency 20% below the lowest synchronization
input. For example, if the synchronization signal will be
250kHz and higher, the RT should be selected for 200kHz.
To assure reliable and safe operation the LT3975 will only
synchronize when the output voltage is near regulation
as indicated by the PG flag. It is therefore necessary to
choose a large enough inductor value to supply the required
output current at the frequency set by the RT resistor (see
Inductor Selection section). The slope compensation is set
by the RT value, while the minimum slope compensation
required to avoid subharmonic oscillations is established
by the inductor size, input voltage and output voltage.
Since the synchronization frequency will not change the
slopes of the inductor current waveform, if the inductor
is large enough to avoid subharmonic oscillations at the
frequency set by RT, than the slope compensation will be
sufficient for all synchronization frequencies.
Power Good Flag
The PG pin is an open-drain output which is used to indicate
to the user when the output voltage is within regulation.
When the output is lower than the regulation voltage by
more than 8.4%, as determined from the FB pin voltage,
the PG pin will pull low to indicate the power is not good.
Otherwise, the PG pin will go high impedance and can
be pulled logic high with a resistor pull-up. The PG pin is
only comparing the output voltage to an accurate refer-
ence when the LT3975 is enabled and VIN is above 4.3V.
When the part is shutdown, the PG is actively pulled low to
indicate that the LT3975 is not regulating the output. The
input voltage must be greater than 1.4V to fully turn-on
the active pull-down device. Figure 8 shows the status of
the PG pin as the input voltage is increased.
Shorted and Reversed Input Protection
If the inductor is chosen so that it won’t saturate excessively,
a LT3975 buck regulator will tolerate a shorted output and
the power dissipation will be limited by current limit fold-
back (see Current Limit Foldback and Thermal Protection
section). There is another situation to consider in systems
where the output will be held high when the input to the
20
4
3
2
1
0
0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5
INPUT VOLTAGE (V)
3975 F08
Figure 8. PG Pin Voltage Versus Input Voltage when PG
Is Connected to 3V Through a 150k Resistor. The FB Pin
Voltage Is 1.15V
LT3975 is absent. This may occur in battery charging ap-
plications or in battery backup systems where a battery
or some other supply is diode ORed with the LT3975’s
output. If the VIN pin is allowed to float and the EN/UVLO
pin is held high (either by a logic signal or because it is
tied to VIN), then the LT3975’s internal circuitry will pull its
quiescent current through its SW pin. This is fine if your
system can tolerate a few μA in this state. If you ground
the EN pin, the SW pin current will drop to essentially
zero. However, if the VIN pin is grounded while the output
is held high, regardless of EN, parasitic diodes inside the
LT3975 can pull current from the output through the SW
pin and the VIN pin. Figure 9 shows a circuit that will run
only when the input voltage is present and that protects
against a shorted or reversed input.
PCB Layout
For proper operation and minimum EMI, care must be
taken during printed circuit board layout. Figure 10 shows
a sample component placement with trace, ground plane
and via locations, which serves as a good PCB layout
example. Note that large, switched currents flow in the
LT3975’s VIN and SW pins, the catch diode (D1), and the
input capacitor (C1). The loop formed by these compo-
nents should be as small as possible. These components,
along with the inductor and output capacitor, should be
placed on the same side of the circuit board, and their
connections should be made on that layer. Place a local,
3975f
Share Link: 