AK7750 데이터 시트보기 (PDF) - Asahi Kasei Microdevices

부품명

상세내역

일치하는 목록

AK7750

Audio DSP with Built-in Hands-Free Phone Features

Asahi Kasei Microdevices 

[ASAHI KASEI]

[AK7750]

(3) Pin Functional Description

Pin Pin Name I/O

Function

Pin Classification

NO.

1

TESTI2

2

EESEL

I Test pin (pulled-down). Connect to DVSS

I Control mode select pin (pulled-down)

Test

Control

EESEL=“L”: for general use

EESEL=“H”: program can be downloaded to the AKM’s

EEPROMs, AK6512C, AK6514C.

EESEL pin must be fixed to either “L” or “H” level.

3

SDOUT4A O DSP Serial Data Output pin

Digital

- MSB-justified 24 Bit data is output.

Serial data output

- ADC Data output, selected by Control Register setting.

4

SDOUT3

O DSP Serial Data Output pin

- MSB-justified 24 Bit data is output.

- “L” is output during the hands-free operation.

5

SDOUT2

O DSP Serial Data Output pin

- MSB-justified 24 Bit data is output.

6

SDOUT1

O DSP Serial Data Output pin

- MSB-justified 24 Bit data is output.

7

DVDD

- Digital Power Supply pin 3.3 V (typ)

Digital Power Supply

8

DVSS

- Digital Ground pin 0 V

Digital Power Supply

9

BVSS

- Ground pin (silicon substrate potential)

Analog Power Supply

Connect to AVSS.

10 DVSS

- Digital Ground pin 0 V

Digital Power Supply

11 DVDD

- Digital Power Supply pin 3.3 V (typ)

Digital Power Supply

12 CLKO

O Clock Output pin

Clock Output

Set by Control Register

13

BITCLK_O O Serial Bit Clock Output pin

System Clock

(EESEL=”L”)

SMODE=”H”: 64fs clock is output during master mode

operation.

SMODE=”L”: BITCLK-I clock is output during slave mode

operation (except for DIF mode 5 and 6)

BITCLK

I/O Serial Bit Clock Input/Output pin

System Clock

(EESEL=”H”)

SMODE=”H”: 64fs clock is output during master mode

operation.

SMODE=”L”: 64fs clock is input during slave mode operation

(48fs clock can be output, except when using

CKSX=L)

14 LRCLK_O O L/R Channel Select Output pin

System Clock

(EESEL=”L”)

SMODE=”H”: 1fs clock is output during master mode

operation.

SMODE=”L”: LRCLK-I clock is output during slave mode

operation (except for DIF mode 5 and 6).

EECS

O EEPROM Chip Select Output pin

EEP

(EESEL=”H”)

Connect to CS pin of AK6512C/14C.

[MS0296-E-00]

8

2005/03

Share Link: