ADSP-2162BP-40(RevB) 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
일치하는 목록
ADSP-2162BP-40 Datasheet PDF : 64 Pages
| |||
ADSP-21xx
1x CLOCK
or
CRYSTAL
SERIAL
DEVICE
(OPTIONAL)
SERIAL
DEVICE
(OPTIONAL)
ADSP-2111
14
CLKIN
ADDR13-0
XTAL
CLKOUT
RESET
24
DATA 23-0
IRQ2
BMS
BR
BG
MMAP
SPORT 1
RD
SCLK1
WR
RFS1 or IRQ0
TFS1 or IRQ1
DT1 or FO
DR1 or FI
SPORT 0
SCLK0
RFS0
TFS0
DT0
DR0
PMS
DMS
FL0
FL1
FL2
HOST INTERFACE PORT
7
CONTROL
16
DATA / ADDR
A13-0
D23-22
D15-8
A13-0
D23-0
A13-0
D23-8
ADDR
DATA
OE
CS
BOOT
MEMORY
(OPTIONAL)
e.g. EPROM
2764
27128
27256
27512
ADDR
DATA
OE
WE
CS
PROGRAM
MEMORY
(OPTIONAL)
ADDR
DATA
MEMORY
DATA
&
OE PERIPHERALS
WE
CS
(OPTIONAL)
HOST
PROCESSOR
(OPTIONAL)
THE TWO MSBs OF THE DATA BUS (D23-22 ) ARE USED TO SUPPLY THE TWO MSBs OF THE
BOOT MEMORY EPROM ADDRESS. THIS IS ONLY REQUIRED FOR THE 27256 AND 27512.
Figure 5. ADSP-2111 System
The RESET input resets all internal stack pointers to the empty
stack condition, masks all interrupts, and clears the MSTAT
register. When RESET is released, the boot loading sequence is
performed (provided there is no pending bus request and the
chip is configured for booting, with MMAP = 0). The first
instruction is then fetched from internal program memory
location 0x0000.
Program Memory Interface
The on-chip program memory address bus (PMA) and on-chip
program memory data bus (PMD) are multiplexed with the on-
chip data memory buses (DMA, DMD), creating a single
external data bus and a single external address bus. The external
data bus is bidirectional and is 24 bits wide to allow instruction
fetches from external program memory. Program memory may
contain code and data.
The external address bus is 14 bits wide. For the ADSP-2101,
ADSP-2103, and ADSP-2111, these lines can directly address
up to 16K words, of which 2K are on-chip. For the ADSP-2105
and ADSP-2115, the address lines can directly address up to
15K words, of which 1K is on-chip.
The data lines are bidirectional. The program memory select
(PMS) signal indicates accesses to program memory and can be
used as a chip select signal. The write (WR) signal indicates a
write operation and is used as a write strobe. The read (RD)
signal indicates a read operation and is used as a read strobe or
output enable signal.
The ADSP-21xx processors write data from their 16-bit
registers to 24-bit program memory using the PX register to
provide the lower eight bits. When the processor reads 16-bit
data from 24-bit program memory to a 16-bit data register, the
lower eight bits are placed in the PX register.
The program memory interface can generate 0 to 7 wait states
for external memory devices; default is to 7 wait states after
RESET.
Program Memory Maps
Program memory can be mapped in two ways, depending on the
state of the MMAP pin. Figure 6 shows the two program
memory maps for the ADSP-2101, ADSP-2103, and
ADSP-2111. Figure 8 shows the program memory maps for the
ADSP-2105 and ADSP-2115. Figures 7 and 9 show the
program memory maps for the ADSP-2161/62 and ADSP-2163/
64, respectively.
–10–
REV. B
Share Link: 