ADSP-21366BBCZ-1AA 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

일치하는 목록

ADSP-21366BBCZ-1AA

SHARC Processors

Analog Devices 

ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366

Timer WDTH_CAP Timing

The following timing specification applies to Timer0, Timer1,

and Timer2 in WDTH_CAP (pulse width count and capture)

mode. Timer signals are routed to the DAI_P20–1 pins through

the SRU. Therefore, the timing specification provided below are

valid at the DAI_P20–1 pins.

Table 16. Timer Width Capture Timing

Parameter

Timing Requirement

tPWI

Timer Pulse Width

Min

2 tPCLK

Max

2(231– 1) tPCLK

Unit

ns

DAI_P20–1

(TIMER2–0)

tPWI

Figure 13. Timer Width Capture Timing

DAI Pin to Pin Direct Routing

For direct pin connections only (for example, DAI_PB01_I to

DAI_PB02_O).

Table 17. DAI Pin to Pin Routing

Parameter

Timing Requirement

tDPIO

Delay DAI Pin Input Valid to DAI Output Valid

Min

Max

Unit

1.5

10

ns

DAI_Pn

DAI_Pm

tDPIO

Figure 14. DAI Pin to Pin Direct Routing

Rev. G | Page 21 of 56 | March 2011

Share Link: