EVAL-AD7291SDZ HTML VIEW PDF DOWNLOAD, EVAL-AD7291SDZ 데이터시트

EVAL-AD7291SDZ(Rev0) 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

일치하는 목록

EVAL-AD7291SDZ
(Rev.:Rev0)

8-Channel, I2C, 12-Bit SAR ADC with Temperature Sensor

Analog Devices

EVAL-AD7291SDZ Datasheet PDF : 28 Pages

First Prev 11 12 13 14 15 16 17 18 19 20 Next Last

INTERNAL REGISTER STRUCTURE

The AD7291 contains 34 internal registers (see Figure 23) that

are used to store conversion results, high and low conversion

limits, and information to configure and control the device.

There are 33 data registers and one address pointer register.

Each data register has an address that the address pointer

which registers are read, write, or read/write.

ADDRESS POINTER REGISTER

The address pointer register is the register to which the first

data byte of every write operation is written automatically;

therefore, this register does not have and does not require an

address. The address pointer register is an 8-bit register in

which the six LSBs are used as pointer bits to store an address

that points to one of the AD7291’s data registers. The first byte

following each write address is to the address pointer register,

containing the address of one of the data registers. The six LSBs

select the data register to which subsequent data bytes are

written. Only the six LSBs of this register are used to select a

data register. During power-up, the address pointer register

contains all 0s, pointing to the command register.

Table 8. Address Pointer Register

D1 D0 P5 P4 P3 P2 P1 P0

AD7291

ADDRESS

POINTER

COMMAND

VOLTAGE CONV

RESULT REGISTER

TSENSE CONV

RESULT REGISTER

TSENSE AVG

RESULT REGISTER

CH0 DATAHIGH

CH0 DATALOW

CH0 HYSTERESIS

CH1 DATAHIGH

CH1 DATALOW

CH1 HYSTERESIS

CH7 DATAHIGH

CH7 DATALOW

CH7 HYSTERESIS

TSENSE DATAHIGH

TSENSE DATALOW

TSENSE HYSTERESIS

ALERT STATUS

SERIAL BUS INTERFACE

Figure 23. AD7291 Register Structure

SDA

SCL

Rev. 0 | Page 15 of 28

Share Link: