datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

AD5764(RevPrC) 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
일치하는 목록
AD5764 Datasheet PDF : 27 Pages
First Prev 21 22 23 24 25 26 27
AD5764
Preliminary Technical Data
OFFSET REGISTER
The Offset Register is addressed by setting the three REG bits to 101. The DAC address bits select with which DAC Channel the Data
transfer is to take place (Refer to Table 7). The Offset Register is an 8-bit register and allows the user to adjust the offset of each channel
by – 15.875 LSBs to + 16 LSBs in steps of 1/8 LSB as shown in Table 15 and Table 16.
Table 15. Programming the Offset Register
REG2 REG1 REG0 A2 A1 A0 D15 …. D8 D7 D6 D5 D4 D3 D2 D1 D0
1
0
1
DAC Address Don’t Care OF7 OF6 OF5 OF4 OF3 OF2 OF1 OF0
Table 16. Offset Register options
Offset Adjustment
+15.875 LSBs
+15.75 LSBs
No Adjustment
-15.875 LSBs
-16 LSBs
OF7 OF6 OF5 OF4 OF3 OF2 OF1 OF0
00000000
00000001
-
-
-
-
-
-
-
-
10000000
-
-
-
-
-
-
-
-
11111110
11111111
Rev. PrC 21-Oct-04| Page 22 of 28

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]