A49LF040TL-33 데이터 시트보기 (PDF) - AMIC Technology
부품명
상세내역
일치하는 목록
A49LF040TL-33 Datasheet PDF : 31 Pages
| |||
A49LF040
Table 2: LPC Read Cycle
Clock
Cycle
Field
Name
Field Contents LAD[3:0]
LAD[3:0]1
Direction
Comments
1
START
2
CYCTYPE
+ DIR
3-10 ADDRESS
0000
010X
YYYY
11
TAR0
1111
12
TAR1
1111(float)
13
SYNC
14
DATA
15
DATA
16
TAR0
0000
ZZZZ
ZZZZ
1111
17
TAR1
1111(float)
IN
IN
IN
IN
then Float
Float
then OUT
OUT
OUT
OUT
IN
then Float
Float
then OUT
LFRAME# must be active (low) for the part to respond. Only the last
start field (before LFRAME# transitioning high) should be recognized.
Indicates the type of cycle. Bits 3:2 must be “01b” for memory cycle.
Bit 1 indicates the type of transfer “0” for Read. Bit 0 is reserved.
Address Phase for Memory Cycle. LPC protocol supports a 32-bit
address phase. YYYY is one nibble of the entire address. Addresses
are transferred most-significant nibble first. See Table 4 for address
bits definition and Table 5 for valid memory address range.
In this clock cycle, the host has driven the bus to all 1s and then floats
the bus. This is the first part of the bus “turnaround cycle.”
The A49LF040 takes control of the bus during this cycle.
The A49LF040 outputs the value 0000b indicating that data will be
available during the next clock cycle.
This field is the least-significant nibble of the data byte.
This field is the most-significant nibble of the data byte.
In this clock, the host has driven the bus to all 1s and then floats the
bus. This is the first part of the bus “turnaround cycle.”
The A49LF040 takes control of the bus during this cycle.
1. Field contents are valid on the rising edge of the present clock cycle.
LPC Single-Byte Read Waveforms
LCLK
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17
LFRAME#
LAD[3:0]
START
CYCTYPE +
DIR
ADDRESS
TAR0 TAR1 SYNC
DATA
TAR0 TAR1
PRELIMINARY (August, 2004, Version 0.1)
6
AMIC Technology, Corp.
Share Link: 