74VHC574M 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

일치하는 목록

74VHC574M

OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING

STMicroelectronics 

®

74VHC574

OCTAL D-TYPE FLIP FLOP

WITH 3 STATE OUTPUT NON INVERTING

s HIGH SPEED:

fMAX = 180 MHz (TYP.) at VCC = 5V

s LOW POWER DISSIPATION:

ICC = 4 µA (MAX.) at TA = 25 oC

s HIGH NOISE IMMUNITY:

VNIH = VNIL = 28% VCC (MIN.)

s POWER DOWN PROTECTION ON INPUTS

s SYMMETRICAL OUTPUT IMPEDANCE:

|IOH| = IOL = 8 mA (MIN)

s BALANCED PROPAGATION DELAYS:

tPLH ≅ tPHL

s OPERATING VOLTAGE RANGE:

VCC (OPR) = 2V to 5.5V

s PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 574

s IMPROVED LATCH-UP IMMUNITY

s LOW NOISE VOLP = 0.9V (Max.)

DESCRIPTION

The 74VHC574 is an advanced high-speed

CMOS OCTAL D-TYPE FLIP FLOP with 3

STATE OUTPUT NON INVERTING fabricated

with sub-micron silicon gate and double-layer

metal wiring C2MOS technology.

This 8 bit D-Type flip-flop is controlled by a clock

input (CK) and an output enable input (OE).

On the positive transition of the clock, the Q

outputs will be set to logic states that were setup

M

(Micro Package)

T

(TSSOP Package)

ORDER CODES :

74VHC574M

74VHC574T

at the D inputs.

While the OE input is low, the 8 outputs will be in

a normal logic state (high or low logic level) and,

while high level, the outputs will be in a high

impedance state.

The output control does not affect the internal

operation of flip flop; that is, the old data can be

retained or the new data can be entered even

while the outputs are off.

Power down protection is provided on all inputs

and 0 to 7V can be accepted on inputs with no

regard to the supply voltage. This device can be

used to interface 5V to 3V.

All inputs and outputs are equipped with

protection circuits against static discharge, giving

them 2KV ESD immunity and transient excess

voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

June 1999

1/10

Share Link: