74ACTQ652 데이터 시트보기 (PDF) - Fairchild Semiconductor
부품명
상세내역
일치하는 목록
74ACTQ652 Datasheet PDF : 9 Pages
| |||
Functional Description
In the transceiver mode, data present at the HIGH imped-
ance port may be stored in either the A or B register or
both.
The select (SAB, SBA) controls can multiplex stored and
real-time.
The examples in Figure 1 demonstrate the four fundamen-
tal bus-management functions that can be performed with
the Octal bus transceivers and receivers.
Data on the A or B data bus, or both can be stored in the
internal D-type flip-flop by LOW-to-HIGH transitions at the
appropriate Clock Inputs (CPAB, CPBA) regardless of the
Select or Output Enable Inputs. When SAB and SBA are in
the real time transfer mode, it is also possible to store data
without using the internal D-type flip-flops by simulta-
neously enabling OEAB and OEBA. In this configuration
each Output reinforces its Input. Thus when all other data
sources to the two sets of bus lines are in a HIGH imped-
ance state, each set of bus lines will remain at its last state.
Note A: Real-Time
Transfer Bus B to Bus A
Note B: Real-Time
Transfer Bus A to Bus B
OEAB OEBA CPAB CPBA SAB SBA
L
L
X
X
X
L
Note C: Storage
OEAB OEBA CPAB CPBA SAB SBA
H
H
X
X
L
X
Note D: Transfer Storage
Data to A or B
OEAB OEBA CPAB CPBA
X
H
X
L
X
X
L
H
SAB
X
X
X
SBA
X
X
X
FIGURE 1.
OEAB OEBA CPAB CPBA SAB SBA
H
L H or L H or L H
H
3
www.fairchildsemi.com
Share Link: 