datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

48SD1616 데이터 시트보기 (PDF) - MAXWELL TECHNOLOGIES

부품명
상세내역
일치하는 목록
48SD1616
Maxwell
MAXWELL TECHNOLOGIES Maxwell
48SD1616 Datasheet PDF : 42 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
256Mb (4-Meg X 16-Bit X 4-Banks) SDRAM
CKE Truth Table
48SD1616
CURRENT STATE
COMMAND
N-1
N
CS
RAS CAS
WE ADDRESS
Active
Clock suspended mode entry
H
L
x
x
x
x
x
Any
Clock Suspend
L
L
x
x
x
x
x
Clock Suspend Clock Suspend mode exit
L
H
x
x
x
x
x
Idle
Auto-refresh command (REF)
H
H
L
L
L
H
x
Idle
Self-refresh entry (SELF)
H
L
L
L
L
H
x
Idle
Power down entry
H
L
L
H
H
H
x
H
L
HL
x
x
x
x
Self Refresh
Self Refresh exit (SELFX)
L
H
L
H
H
H
x
Power down
Power down exit
L
H
L
H
H
H
x
L
H
H
x
x
x
x
Note: H:VIH L:VIL x VIH or VIL
Clock suspend mode entry: The SDRAM enters clock suspend mode from active mode by setting CKE to
Low. If a command is input in the clock suspend mode entry cycle, the command is valid. The clock suspend
mode change depending on the current status (1 clock before) as described below.
ACTIVE clock suspend: This suspend mode ignores inputs after the next clock by internally maintaining
the bank active status.
READ suspend and READ with Auto-precharge suspend: The data being output is held ( and continues
to be output).
WRITE suspend and WRIT with Auto-precharge suspended: In this mode, external signals are not
accepted. However, the internal state is held.
Clock suspend: During clock suspend mode, keep the CKE to Low.
Clock suspend mode exit: The SDRAM exits from clock suspend mode by setting CKE to High during the
clock suspend state.
IDLE: In this state, all banks are not selected, and have completed precharge operation.
Auto-refresh command (REF): When this command is input from the IDLE state, the SDRAM starts auto-
refresh operation. (The auto-refresh is the same as the CBR refresh of conventional DRAMs.) During the
auto-refresh operation, refresh address and bank select address are generated inside the SDRAM. For
every auto-refresh cycle, the internal address counter is updated. Accordingly, 8192 cycles are required to
refresh the entire memory contents. Before executing the auto-refresh command, all the banks must be in
01.07.05 REV 4
All data sheets are subject to change without notice 11
©2005 Maxwell Technologies
All rights reserved.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]