datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

W83194AR-96 데이터 시트보기 (PDF) - Winbond

부품명
상세내역
일치하는 목록
W83194AR-96 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
W83194AR-96
PRELIMINARY
5.1 Register 0: CPU Frequency Select Register
Bit @PowerUp
Pin
Description
7
0
6
0
5
0
4
0
-
SSEL3 (Frequency table selection by software via I2C )
-
SSEL2 ( Frequency table selection by software via I2C)
-
SSEL1 ( Frequency table selection by software via I2C)
-
SSEL0 ( Frequency table selection by software via I2C)
3
0
2
0
1
0
-
0 = Selection by hardware
1 = Selection by software I2C - Bit (2, 7:4), Register1 Bit1
-
SSEL4 (Frequency table selection by software via I2C )
-
SSEL5 (Frequency table selection by software via I2C )
0
0
-
0 = Running
1 = Tristate all outputs
5.2 Register 1 : CPU Clock Register (1 = Active, 0 = Inactive)
Bit @PowerUp Pin
Description
7
X
- FS3#
6
X
- FS0#
5
X
- FS2#
4
1
28 24_48MHz(Active / Inactive)
3
1
27 48MHz-0(Active / Inactive)
2
1
26 48MHz-1(Active / Inactive)
1
1
- 1 = ±0.25% Center type Spread Spectrum Modulation
0 =±0.5% Center type Spread Spectrum Modulation
0
0
- 0 = Normal
1 = Spread Spectrum enabled
5.3 Register 2: SDRAM Clock Register (1 = Active, 0 = Inactive)
Bit @PowerUp Pin
Description
7
1
32 SDRAM7 (Active / Inactive)
6
1
33 SDRAM6 (Active / Inactive)
5
1
35 SDRAM5 (Active / Inactive)
4
1
36 SDRAM4 (Active / Inactive)
3
1
37 SDRAM3 (Active / Inactive)
2
1
39 SDRAM2 (Active / Inactive)
1
1
40 SDRAM1 (Active / Inactive)
0
1
41 SDRAM0 (Active / Inactive)
Publication Release Date: July 1999
-6-
Revision 0.35

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]