PI74ALVC162835FDK6 데이터 시트보기 (PDF) - Pericom Semiconductor
부품명
상세내역
일치하는 목록
PI74ALVC162835FDK6 Datasheet PDF : 5 Pages
| |||
PI74ALVC162835FD
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112213384455-66B7788i99t00U112233n44i55v6677e88r99s0011a22l1122B3344u55s6677D8899r0011i22v33e4455r66w778899i00t11h223334455-66S77t88a9900t11e2211O2233u4455t66p7788u9900t11s22
Product Pin Description
Pin Name
OE
LE
CLK
A
Y
GND
VCC
Description
Output Enable Input (Active LOW)
Latch Enable
Clock Input
Data Input
Data Output
Ground
Power
Product Pin Configuration
NC
NC
Y1
GND
Y2
Y3
VCC
Y4
Y5
Y6
GND
Y7
Y8
Y9
Y10
Y11
Y12
GND
Y13
Y14
Y15
VCC
Y16
Y17
GND
Y18
OE
LE
1
56
2
55
3
54
4
53
5
52
6
51
7
50
8
49
9 56-Pin 48
10 A,K,V 47
11
46
12
45
13
44
14
43
15
42
16
41
17
40
18
39
19
38
20
37
21
36
22
35
23
34
24
33
25
32
26
31
27
30
28
29
GND
NC
A1
GND
A2
A3
VCC
A4
A5
A6
GND
A7
A8
A9
A10
A11
A12
GND
A13
A14
A15
VCC
A16
A17
GND
A18
CLK
GND
Truth Table(1)
Inputs
Outputs
Y
OE
LE
CLK
A
H
X
X
X
Z
L
H
X
L
L
L
H
X
H
H
L
L
↑
L
L
L
L
↑
H
H
L
L
H
X
Yo(2)
L
L
L
X
Yo(3)
Notes:
1. H = High Signal Level
L = Low Signal Level
Z = High Impedance
↑ = Transition LOW-to-HIGH
X = Irrelevant
2. Output level before the indicated steady-state input
conditions were established, provided that CLK is
high before LE goes low.
3. Output level before the indicated steady-state input
conditions were established.
2
PS8474 04/25/00
Share Link: 