10XS4200 데이터 시트보기 (PDF) - Freescale Semiconductor

부품명

상세내역

일치하는 목록

10XS4200

Dual 24 V, 10 mOhm High Side Switch

Freescale Semiconductor 

ELECTRICAL CHARACTERISTICS

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics (continued)

Unless specified otherwise: 8.0 V ≤ VPWR ≤ 36 V, 3.0 V ≤ VDD ≤ 5.5 V, -40 °C ≤ TA ≤ 125 °C, GND = 0 V. Typical values are

average values evaluated under nominal conditions TA = 25 °C,VPWR = 28 V & VDD = 5.0 V, unless specified otherwise.

Parameter

Symbol

Min

Typ

Max

Unit

AVAILABILITY DIAGNOSTIC FUNCTIONS OVER DUTY-CYCLE AND SWITCHING FREQUENCY

(protection & diagnostics both fully operational, see Diagnostic Features for the exact boundary values)

Available Duty Cycle Range, fPWM = 1.0 kHz high slew rate (34)

OL_OFF

OL_ON

RPWM_1K_H

0.0

–

%

62

35

–

100

OS

0.0

–

90

Available Duty Cycle Range, fPWM = 400 Hz, medium slew rate mode(34)

RPWM_400_M

OL_OFF

0.0

–

%

81

OL_ON

21

–

100

OS

0.0

–

88

Available Duty Cycle Range, fPWM = 400 Hz, high slew rate mode (34)

OL_OFF

OL_ON

OS

RPWM_400_H

0.0

–

%

84

14

–

100

0.0

–

95

Available Duty Cycle Range, fPWM = 200 Hz, low slew rate mode(34)

OL_OFF

OL_ON

OS

RPWM_200_L

0.0

–

%

86

15

–

100

0.0

–

93

Available Duty Cycle Range, fPWM = 200 Hz, medium slew rate mode(34)

RPWM_200_M

OL_OFF

0.0

–

%

90

OL_ON

11

–

100

OS

0.0

–

94

Available Duty Cycle Range, fPWM = 100 Hz in low slew rate mode(34)

OL_OFF

OL_ON

OS

RPWM_100_L

Deviation of the internal clock PWM frequency after Calibration(35)

Default output frequency when using an uncalibrated oscillator

Minimal required Low Time during Calibration of the Internal Clock through CSB

Maximal allowed Low Time during Calibration of the Internal Clock through CSB

Recommended external Clock Frequency Range (external clock/PWM Module)

Upper detection threshold for external Clock frequency monitoring

Lower detection threshold for external Clock frequency monitoring

TIMING: SPI PORT, IN[0]/ IN[1] SIGNALS & AUTORETRY

Required Low time allowing delatching or triggering sleep mode (direct inputs)

Watchdog Timeout for entering Fail-safe Mode due to loss of SPI contact(36)

Auto-Retry Repetition Period (when activated):

Auto_period bits = 00

Auto_period bits = 01

Auto_period bits = 10

Auto_period bits = 11

AFPWM(CAL)

fPWM(0)

t CSB(MIN)

t CSB(MAX)

fCLOCK

f CLOCK(MAX)

f CLOCK(MIN)

tIN

t WDTO

tAUTO_00

tAUTO_01

tAUTO_10

tAUTO_11

0.0

8.0

0.0

-10

280

1.0

70

15

512

5.0

175

217

105

52.5

26.2

13.1

–

–

–

–

400

1.5

100

–

730

7.0

250

310

150

75

37.5

17.7

%

93

100

96

+10

%

520

Hz

2.0

μs

130

μs

512

kHz

930

kHz

10

kHz

325

ms

400

ms

ms

195

97.5

47.8

24.4

Analog Integrated Circuit Device Data

Freescale Semiconductor

10XS4200

17

Share Link: