S1M8662A 데이터 시트보기 (PDF) - Samsung

부품명

상세내역

일치하는 목록

S1M8662A

CDMA/PCS/GPS Triple Mode IF/ baseband IC

Samsung 

S1M8662A (Preliminary)

RX IF/BBA WITH GPS

STB

CLK

DATA

D5 D4 D3 D2 D1 D0

Start bit

mode=01

Master drive

Slave Address

Dummy

1=Master read

D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0

Master drive

Register

Address

Dummy

Slave drive

data

Dummy

0=Master read

D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0

Master drive

Register

Address

Dummy

Master drive

data

Dummy

End bit

Figure 6. Serial Data Transfer Format

(1) The first 2-BITs are for transmission only and this product must send '01'.(Others are not permitted.)

(2) The following 6-bit data specifies the slave device, which is connected to the SPI bus and has its own ID.

(3) The following 1-bit is a dummy bit, which marks the end of the 8-bit data transmission and the beginning of

the next data to be sent.

(4) The following 1-bit decides on whether the master will drive the data line or the slave will. If this bit is '1', the

master will drive , but if '0' the slave will drive the data line.

(5) The following 7-bit data is the register address of the specified slave device; the 7-bits for an address allows

128 register addresses for slaves.

(6) The following high 1-BIT data is a dummy data.

(7) The following 8-BIT data is the data in the device to be driven.

(8) The following 1-BIT data is a dummy data, which marks the end of the 8-bit data transmission and

beginning of the next data to be sent.

(9) The following 1-bit decides on whether the master will drive the data line or the slave will. If this bit is '1', the

master will drive , but if '0' the slave will drive the data line.

(10) The following 7-bit data is the register address of the specified slave device.

(11) The following high 1-BIT data is a dummy data.

(12) The following 8-BIT data is the data in the device to be driven.

(Continous data transmission such as this can be ended with a 1-byte transmission or can be read/written

repeatedly.)

(13) After the last data is sent, the data line opens and becomes high;

(14) the CLK continues for half the 1-clock cycle and then becomes high;

(15) and the STB becomes high as soon as the clock becomes high and this marks the end of data transmission.

14

Share Link: