R2S15901SP 데이터 시트보기 (PDF) - Renesas Electronics
부품명
상세내역
일치하는 목록
R2S15901SP Datasheet PDF : 8 Pages
| |||
R2S15901SP
Function Description
Serial Interface
LRI
BCK
SDI, SDO
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
The input audio data format is I2S 24-bit 64fs as above with the same as output.
Delay Time
The R2S15901SP provides 9 steps time delay by using two control pin COUNT0 and COUNT1. The two control pins
provide 3-state respectively to generate 9 steps time delay. COUNT0 and COUNT1 may be tied to high, low or left
unconnected. Internal comparator circuitry monitor input state to determine the input is high, low or middle state.
Internal Pull high and low resistor keep input at VDD/2. The comparator distinguishes terminal voltage level as below.
L
M
H
0
0.7 1.0 1.5 1.7
2.5
Input
voltage(V)
Sampling Rate
(fs)
192kHz
96kHz
88.2kHz
48kHz
44.1kHz
32kHz
(Sampling Counts)
Max
COUNT[1:0]=HH
37ms
75ms
81ms
149ms
163ms
224ms
(7168)
7/8
COUNT[1:0]=HM
33ms
65ms
71ms
131ms
142ms
196ms
(6272)
6/8
COUNT[1:0]=HL
28ms
56ms
61ms
112ms
122ms
168ms
(5376)
5/8
COUNT[1:0]=MH
23ms
47ms
51ms
93ms
102ms
140ms
(4480)
Sampling Rate
(fs)
192kHz
96kHz
88.2kHz
48kHz
44.1kHz
32kHz
(Sampling Counts)
4/8
COUNT[1:0]=MM
19ms
37ms
41ms
75ms
81ms
112ms
(3584)
3/8
COUNT[1:0]=ML
14ms
28ms
30ms
56ms
61ms
84ms
(2688)
2/8
COUNT[1:0]=LH
9ms
19ms
20ms
37ms
41ms
56ms
(1792)
1/8
COUNT[1:0]=LM
5ms
9ms
10ms
19ms
20ms
28ms
(896)
0
COUNT[1:0]=LL
0ms
0ms
0ms
0ms
0ms
0ms
(0)
The delay time is evaluated by the following formula:
Delay Time = (1/fs) × (sampling counts + 1) sec
Rev.1.0 Apr 28, 2005 page 4 of 7
Share Link: 