![](/html/ZMD/170969/page8.png)
UL62H256A
Read Cycle 1: Ai-controlled (during Read Cycle : E = G = VIL, W = VIH)
Ai
DQi
Output
Previous Data Valid
tcR
Address Valid
ta(A)
tv(A)
Output Data Valid
Read Cycle 2: G-, E-controlled (during Read Cycle: W = VIH)
Ai
E
G
DQi
Output
ICC(OP)
ICC(SB)
tsu(A)
tcR
Address Valid
ten(E)
ta(E)
ten(G)
ta(G)
tdis(E)
tdis(G)
High-Z
tPU
50 %
Output Data Valid
tPD
50 %
8
May 07, 2004