datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MAX1034 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
일치하는 목록
MAX1034 Datasheet PDF : 31 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
8-/4-Channel, ±VREF Multirange Inputs,
Serial 14-Bit ADCs
Typical Operating Characteristics (continued)
(VAVDD1 = VAVDD2 = VDVDD = VDVDDO = 5V, VAGND1 = VDGND = VDGNDO = VAGND2 = VAGND3 = 0V, fCLK = 3.5MHz (50% duty
cycle), external clock mode, VREF = 4.096V (external reference operation), REFCAP = AVDD1, maximum single-ended bipolar input
range (±VREF), CDOUT = 50pF, CSSTRB = 50pF, unless otherwise noted.)
ANALOG SUPPLY CURRENT
vs. CONVERSION RATE
3.0
EXTERNAL CLOCK MODE
2.5
PREAMPLIFIER SUPPLY CURRENT
vs. CONVERSION RATE
25
fCLK = 7.5MHz (NOTE 6)
20 EXTERNAL CLOCK MODE
2.0
PARTIAL
POWER-DOWN MODE
1.5
1.0
FULL
POWER-DOWN MODE
0.5
15 FULL POWER-DOWN MODE,
PARTIAL POWER-DOWN MODE
10
5
0
0
50
100
150
200
CONVERSION RATE (ksps)
0
0
50
100
150
200
CONVERSION RATE (ksps)
DIGITAL SUPPLY CURRENT
vs. CONVERSION RATE
1.8
fCLK = 7.5MHz (NOTE 6)
1.6
1.4
EXTERNAL CLOCK MODE,
1.2 PARTIAL POWER-DOWN MODE
1.0
0.8
0.6
0.4
FULL POWER-DOWN MODE
0.2
0
0
50
100
150
200
CONVERSION RATE (ksps)
DIGITAL I/O SUPPLY CURRENT
vs. CONVERSION RATE
0.6
fCLK = 7.5MHz (NOTE 6)
0.5
EXTERNAL CLOCK MODE
0.4
0.3
0.2
0.1
0
0
FULL POWER-DOWN MODE,
PARTIAL POWER-DOWN MODE
50
100
150
200
CONVERSION RATE (ksps)
Note 6:
For partial power-down and full power-down modes, external clock mode was used for a burst of continuous samples.
Partial power-down or full power-down modes were entered thereafter. By using this method, the conversion rate was found
by averaging the number of conversions over the time starting from the first conversion to the end of the partial power-down
or full power-down modes.
8 _______________________________________________________________________________________

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]