L3936AD 데이터 시트보기 (PDF) - STMicroelectronics
부품명
상세내역
일치하는 목록
L3936AD Datasheet PDF : 15 Pages
| |||
L3916A - L3926A - L3936A
ELECTRICAL CHARACTERISTICS (continued)
Symbol
GDTMF
CDTMF
VDTMF
PEI
DIS
ZDTMF
GRX
Parameter
DTMF Gain
Confidence Tone Level
Ve ar/VLN
DTMF Level on the line
High Frequency Group
Low Frequency Group
Pre-emphasis
DTMF Output Distortion
DTMF Att. pin Impedance
Receive Gain
AGRX Receive Gain Variation
DRX Reveive Distortion
NRX Receive Noise
ZOUT Receive Output Impedance
VPT Pacifier Tone Level on
Earphone
KEYBOARD INTERFACE
TKD
FKS
KRU
KRD
Keypad Debounce Time
Keypad Scan Frequency
Keypad Pullup Resistance
Keypad Pulldown Resistance
PULSE MODE
TPT
FPT
PR
TB
TM
IDP
PDP
Pacifier Tone Duration
Pacifier Tone Frequency
Pulse Rate
Break Time
Make Time
Inter Digit Pause
Predigit Pause
TONE MODE
TRIS
TR
TPSD
TISD
TDUR
Tone Output Rise Time
Tone Signalling Rate
Pre Signal Delay
Inter Signal Delay
Tone Output Duration
tHFP Hook Flash Timing
Test Condition
IL = 15mA, RDTMF = 2.25KΩ
RDTMF = 2.25KΩ,
CDTMF = 22nF
Vinp = 5mVrms, Re = 300Ω
RGRX = 100KΩ
IL = 15mA
IL = 60mA
IL =15mA, Re = 300Ω
RGRX = 10KΩ
RGRX = 300KΩ
IL = 15mA; RGRX = 100KΩ
Re = 150Ω, VC = 0.25Vrms
Re = 300Ω, VC = 0.45Vrms
Re = 450Ω, VC = 0.55Vrms
IL = 15mA RL = 300Ω
RGRX = 100KΩ Vinp = 0V
IL = 15mA
IL= 15mA; Rp = ∞
Rp = 430K
L3916A
L3926A
L3936A
Min.
38
–34
Typ.
40
–32
Max. Unit Fig.
42 dB 7
–30 dB 7
–8
–6
–10
–8
1.0
2
5
32
–4 dBm 7
–6 dBm
3
dB 7
8
%
7
KΩ
8
29.5 31.0 32.5 dB
24
26
28 dB
–20
+10 dB 8
–20
dB
+10
dB
8
2
%
2
%
2
%
200
µV 8
35
Ω
8
60
mVrms 8
600
mVrms
32
ms
250
Hz
100
KΩ
500
Ω
75
ms
500
Hz
10
PPS
60
ms
40
ms
820
ms
50
ms
5
40
100
100
585
300
100
5
ms
1/s
ms
ms
ms
ms
ms
ms
Notes:
1. All inputs unloaded. Quiescent mode (oscillator off).
2. Pulse output sink current for VOUT = 0.5V.
3. Pacifier tone sink current for VOUT = 0.5V. Source current for VOUT = 2.5V.
4. Memory retention voltage is the point where memory is guaranteed but circuit operation is not. Proper memory retention is guaranteed if
either the minimum IMR is provided or the minimum VMR. The design does not have to provide both the minimum current and voltage
simultaneously.
8/15
Share Link: 