CY7C43646AV 데이터 시트보기 (PDF) - Cypress Semiconductor
부품명
상세내역
일치하는 목록
CY7C43646AV Datasheet PDF : 40 Pages
| |||
CY7C43646AV
CY7C43666AV
CY7C43686AV
Pin Definitions
Signal Name Description
A0–35
AEA
Port A Data
Port A Almost
Empty Flag
AEB
Port B Almost
Empty Flag
AFA
Port A Almost
Full Flag
AFC
Port C Almost
Full Flag
B0–17
BE/FWFT
Port B Data
BigEndian/
First-Word Fall-
Through Select
C0–17
CLKA
Port CData
Port A Clock
CLKB
Port B Clock
CLKC
Port C Clock
CSA
CSB
EFA/ORA
EFB/ORB
ENA
RENB
Port A Chip
Select
Port B Chip
Select
Port A Empty/
Output Ready
Flag
Port B Empty/
Output Ready
Flag
Port A Enable
Port B Read
Enable
I/O
Function
I/O 36-bit bidirectional data port for side A.
O Programmable Almost Empty flag synchronized to CLKA. It is LOW when the
number of words in FIFO2 is less than or equal to the value in the Almost Empty A offset
register, X2 (see note 61).
O Programmable Almost Empty flag synchronized to CLKB. It is LOW when the
number of words in FIFO1 is less than or equal to the value in the Almost Empty B offset
register, X1 (see note 61).
O Programmable Almost Full flag synchronized to CLKA. It is LOW when the number
of empty locations in FIFO1 is less than or equal to the value in the Almost Full A offset
register, Y1 (see note 61).
O Programmable Almost Full flag synchronized to CLKC. It is LOW when the number
of empty locations in FIFO2 is less than or equal to the value in the Almost Full C offset
register, Y2 (see note 61).
O 18-bit output data port for port B.
I This is a dual-purpose pin. During Master Reset, a HIGH on BE will select Big Endian
operation. In this case, depending on the bus size, the most significant byte or word on
Port A is transferred to Port B first for A-to-B data flow. For data flowing from port C to
Port A, the first word/byte written to Port C will come out as the most significant word/byte
on Port A. A LOW on BE will select Little Endian operation. In this case, the least
significant byte or word on Port A is transferred to Port B first for A-to-B data flow. For
data flowing from port C to Port A, the first word/byte written to Port C will come out as
the least significant word/byte on port A. After Master Reset, this pin selects the timing
mode. A HIGH on FWFT selects CY Standard mode, a LOW selects First-Word Fall-
Through Mode. Once the timing mode has been selected, the level on FWFT must be
static throughout device operation.
I 18-bit input data port for port C.
I CLKA is a continuous clock that synchronizes all data transfers through Port A and
can be asynchronous or coincident to CLKB or CLKC. FFA/IRA, EFA/ORA, AFA, and
AEA are all synchronized to the LOW-to-HIGH transition of CLKA.
I CLKB is a continuous clock that synchronizes all data transfers through Port B and
can be asynchronous or coincident to CLKA or CLKC. EFB/ORB and AEB are all
synchronized to the LOW-to-HIGH transition of CLKB.
I CLKC is a continuous clock that synchronizes all data transfers through Port C
and can be asynchronous or coincident to CLKA or CLKB. FFC/IRC and AFC are all
synchronized to the LOW-to-HIGH transition of CLKC.
I CSA must be LOW to enable a LOW-to HIGH transition of CLKA to Read or Write
on Port A. The A0–35 outputs are in the high-impedance state when CSA is HIGH.
I CSB must be LOW to enable a LOW-to HIGH transition of CLKB to Read from Port
B. The B0–17 outputs are in the high-impedance state when CSB is HIGH.
O This is a dual-function pin. In the CY Standard mode, the EFA function is selected.
EFA indicates whether or not the FIFO2 memory is empty. In the FWFT mode, the ORA
function is selected. ORA indicates the presence of valid data on A0–35 outputs,
available for reading. EFA/ORA is synchronized to the LOW-to-HIGH transition of CLKA.
O This is a dual-function pin. In the CY Standard mode, the EFB function is selected.
EFB indicates whether or not the FIFO1 memory is empty. In the FWFT mode, the ORB
function is selected. ORB indicates the presence of valid data on B0–17 outputs,
available for reading. EFB/ORB is synchronized to the LOW-to-HIGH transition of CLKB.
I ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to Read or Write
data on Port A.
I RENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to Read data
from Port B.
Document #: 38-06026 Rev. *C
Page 4 of 40
Share Link: 