DS2186SN 데이터 시트보기 (PDF) - Dallas Semiconductor -> Maxim Integrated
부품명
상세내역
일치하는 목록
DS2186SN Datasheet PDF : 11 Pages
| |||
DS2186
PIN DESCRIPTION Table 1
PIN
SYMBOL
TYPE
1
TAIS
I
2
ZCSEN
I
3
TCLKSEL
I
4
LEN0
I
5
LEN1
6
LEN2
7
VDD
–
8
TTIP,
O
9
TRING
10
VSS
–
11
LF
O
12
MRING,
I
13
MTIP
14
LB
I
15
TNEG,
I
16
TPOS
17
TCLK
I
18
LNEG,
I
19
LPOS
20
LCLK
I
DESCRIPTION
Transmit Alarm Indication Signal. When high, output data is
forced to all ones at the TCLK (LB=0) or LCLK (LB=1) rate.
Zero Code Suppression Enable. When high, B8ZS or HDB3
encoder enabled.
Transmit Clock Select. Tie to VSS for 1.544 MHz (T1) applica-
tions, to VDD for 2.048 MHz (CEPT) applications.
Length Select 0, 1 and 2. State determines output T1 waveform
shape and characteristics.
Positive Supply. 5.0 volts.
Transmit Tip and Ring. Line driver outputs; connect to transmit
line transformer.
Signal Ground. 0.0 volts.
Line Fault. Open collector active low output. Held low during an
output driver fault and/or failure; tri–stated otherwise.
Monitor Tip and Ring. Normally connected to TTIP and TRING.
Sense inputs for line fault detection circuitry.
Loopback. When high, input data is sampled at LPOS and LNEG
on falling edges of LCLK; when low, input data is sampled at TPOS
and TNEG on falling TCLK.
Transmit Data. Sampled on falling edges of TCLK when LB=0.
Transmit Clock. 1.544 MHz or 2.048 MHz primary data clock.
Loopback Data. Sampled on falling edges of LCLK when LB=1.
Loopback Clock. 1.544 MHz or 2.048 MHz loopback data clock.
INPUT DATA MODES
Input data is sampled on the falling edge of TCLK or
LCLK and can be bipolar (dual rail) or unipolar (single
rail, NRZ). TPOS, TNEG and TCLK are the data and
clock inputs when LB=0, LPOS, LNEG and LCLK when
LB=1. TPOS and TNEG (LPOS and LNEG) must be tied
together in NRZ applications.
ZERO CODE SUPPRESSION MODES
Transmitted data is treated transparently (no zero code
suppression) when ZCSEN=0. HDB3 code words re-
place any all–zero nibble when ZCSEN=1 and
TCLKSEL=1. B8ZS code words replace any incoming
all–zero byte when ZCSEN=1 and TCLKSEL=0.
ALARM INDICATION SIGNAL
When TAIS is set, an all ones code is continuously
transmitted at the TCLK rate (LB=0) or the LCLK rate
(LB=1).
WAVE SHAPING
The device supports T1 short loop (DSX–1; 0 to 655
feet), T1 long loop (CSU; 0 dB, –7.5 dB and –15 dB) and
CEPT (CCITT G.703) pulse template requirements.
On–chip laser trimmed delay lines clocked by either
TCLK or LCLK control a precision digital–to–analog
converter to build the desired waveforms, which are
buffered differentially by the line drivers.
022798 3/11
Share Link: 