54HHSCT630CB 데이터 시트보기 (PDF) - Dynex Semiconductor
부품명
상세내역
일치하는 목록
54HHSCT630CB Datasheet PDF : 10 Pages
| |||
54HSC/T630
Cycle
Control
S1 S0
EDAC Function
Data UO Checkword
WRITE
READ
READ
READ
Low
Low
High
High
Low
High
High
Low
Generates Checkword
Read Data BCheckword
Latch & Flag Error
Correct Data Word &
Generate Syndrome Bits
Input Data
Input Data
Latch Data
Output
Corrected
Data
Output Checkword
Input Checkword
Latch Checkword
Output Syndrome Bits
Table 1: Control Functions
Error Flags
SEF
DEF
Low
Low
Enabled
Enabled
Low
Low
Enabled
Enabled
Total Number of Errors
16-bit Data
6-bit Checkword
0
0
1
0
0
1
1
1
2
0
0
2
Error Flags
SEF
DEF
Low
High
High
High
High
High
Low
Low
Low
High
High
High
Table 2: Error Functions
Data Correction
Not Applicable
Correctlon
Correction
Interrupt
Interrupt
Interrupt
ERROR DETECTION & CORRECTION
During a memory write cycle, six check bits (CBO-CB5)
are generated by eight-input parity generators using the data
bits defined in Table 3. During a memory read cycle, the 6-bit
checkword is retrieved along with the actual data.
Error detection is accomplished as the 6-bit checkword and
the 16-bit data word from memory are applied to internal parity
generators/checkers. If the parity of all six groupings of data
and check bits are correct, it is assumed that no error has
occurred and both error flags will be low. It should be noted
that the sense of two of the check bits, bits CBO and CB1, is
inverted to ensure that the gross-error condition of all lows and
all highs is detected.
If the parity of one or more of the check groups is incorrect,
an error has occurred and the proper error flag or flags will be
set high. Any single error in the 16bit data word will change the
sense of exactly three bits of the 6-bit checkword. Any single
error in the 6bit checkword changes the sense of only that one
bit. In either case, the single error flag will be set high while the
dual error flag will remain low.
Any two-bit error will change the sense of an even number
of check bits. The two-bit error is not correctable since the
parity tree can only identify singlebit errors. Both error flags are
set high when any two-bit error is detected.
Three or more simultaneous bit errors cause the EDAC to
transmit that no error, a correctable error, or an uncorrectable
error has occurred and hence produce erroneous results in all
three cases.
Error correction is accomplished by identifying the bad bit
and inverting it. Identification of the erroneous bit is achieved
by comparing the 16-bit word and 6-bit checkword from
memory with the new checkword with one (checkword error)
or three (data word error) inverted bits.
As the corrected word is made available on the data word l/
O port, the checkword l/O port presents a 6-bit syndrome error
code. This syndrome code can be used to identify the
corrupted bit in memory (see Table 4. overleaf).
2/10
Share Link: 