datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

HEF4076BPB 데이터 시트보기 (PDF) - Philips Electronics

부품명
상세내역
일치하는 목록
HEF4076BPB
Philips
Philips Electronics Philips
HEF4076BPB Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
Philips Semiconductors
Quadruple D-type register with 3-state outputs
Product specification
HEF4076B
MSI
DESCRIPTION
The HEF4076B is a quadruple edge-triggered D-type
flip-flop with four data inputs (D0 to D3), two active LOW
data enable inputs (ED0 and ED1), a common clock input
(CP), four 3-state outputs (O0 to O3), two active LOW
output enable inputs (EO0 and EO1), and an overriding
asynchronous master reset input (MR).
Information on D0 to D3 is stored in the four flip-flops on the
LOW to HIGH transition of CP if both ED0 and ED1 are
LOW. A HIGH on either ED0 or ED1 prevents the flip-flops
from changing on the LOW to HIGH transition of CP,
independent of the information on D0 to D3. When both
EO0 and EO1 are LOW, the contents of the four flip-flops
are available at O0 to O3. A HIGH on either EO0 or
EO1 forces O0 to O3 into the high impedance OFF-state. A
HIGH on MR resets all four flip-flops, independent of all
other input conditions.
Fig.2 Pinning diagram.
Fig.1 Functional diagram.
HEF4076BP(N): 16-lead DIL; plastic
(SOT38-1)
HEF4076BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)
HEF4076BT(D): 16-lead SO; plastic
(SOT109-1)
( ): Package Designator North America
PINNING
D0 to D3
ED0, ED1
EO0, EO1
CP
MR
O0 to O3
data inputs
data enable inputs (active LOW)
output enable inputs (active LOW)
clock input (LOW to HIGH, edge-triggered)
master reset input
data outputs
FAMILY DATA, IDD LIMITS category MSI
See Family Specifications
January 1995
2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]