U632H64BD1C35 데이터 시트보기 (PDF) - Zentrum Mikroelektronik Dresden AG

부품명

상세내역

일치하는 목록

U632H64BD1C35

PowerStore8K x 8 nvSRAM

Zentrum Mikroelektronik Dresden AG 

Software Controlled STORE/RECALL Cyclet, u, v, w (E = HIGH after STORE initiation)

Ai

E

DQi

Output

tcR (29)

ADDRESS 1

tsu(A)SR

(33)

tw(E)SR

(34)

(35) th(A)SR

High Impedance VALID

tcR (29)

ADDRESS 6

tw(E)SR

(35) th(A)SR

(34)

tdis(E) (5)

(33)

tsu(A)SR

td(E)S(31) td(E)R (32)

VALID

tdis(E)SR (30)

Software Controlled STORE/RECALL Cyclet, u, v, w (E = LOW after STORE initiation)

Ai

E

DQi

Output

tcR (29)

ADDRESS 1

tw(E)SR

(33)

tsu(A)SR

(34)

(35) th(A)SR

High Impedance VALID

ADDRESS 6

th(A)SR (35)

(33)

tsu(A)SR

td(E)S (31)

td(E)R (32)

VALID

tdis(E)SR (30)

U632H64

u: If the chip enable pulse width is less then ta(E) (see READ cycle) but greater than or equal to tw(E)SR, then the data may not be valid at

the end of the low pulse, however the STORE or RECALL will still be initiated.

v: W must be HIGH when E is LOW during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW

throughout. Addresses 1 through 6 are found in the mode selection table. Address 6 determines whether the U632H64 performs a STORE

or RECALL.

w: E must be used to clock in the address sequence for the Software controlled STORE and RECALL cycles.

November 01, 2001

9

Share Link: