datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

ICS507-01 데이터 시트보기 (PDF) - Integrated Circuit Systems

부품명
상세내역
일치하는 목록
ICS507-01
ICST
Integrated Circuit Systems ICST
ICS507-01 Datasheet PDF : 5 Pages
1 2 3 4 5
ICS507-01/02
PECL Clock Synthesizer
Electrical Specifications
Parameter
Conditions
Minimum Typical
ABSOLUTE MAXIMUM RATINGS (stresses be ond these can permanentl damage the device)
Supply Voltage, VDD
Referenced to GND
Inputs
Referenced to GND
-0.5
Clock Output
Referenced to GND
-0.5
Ambient Operating Temperature
ICS507M-0x
0
ICS507M-0xI
-40
Soldering Temperature
Max of 20 seconds
Storage temperature
-65
DC CHARACTERISTICS (VDD = 5.0 V unless otherwise noted)
Operating Voltage, VDD
3.0
Input High Voltage, VIH
ICLK only
VDD/2 + 1 VDD/2
Input Low Voltage, VIL
ICLK only
VDD/2
Input High Voltage, VIH
S0, S1
VDD-0.5
Input Low Voltage, VIL
S0, S1
Output High Voltage, VOH
Note 2
VDD-1.2
Output Low Voltage, VOL
Note 2
IDD Operating Suppl Current, note 3
No Load, 155.52MHz
67
Internal Cr stal Capacitance, X1 and X2
Pins 1, 8
26
Input Capacitance
S0, S1
4
AC CHARACTERISTICS (VDD = 5.0 V unless otherwise noted)
Input Crystal Frequency
5
Input Clock Frequency
5
Output Frequency, ICS507-01 0 to 70°C VDD = 5.0 V
10
0 to 70°C VDD = 3.3 V
10
Output Frequency, ICS507-01I -40 to 85°C VDD = 3.3 V or 5.0 V
10
Output Frequency, ICS507-02I 0 to 70°C VDD = 5.0 V
125
0 to 70°C VDD = 3.3 V
125
-40 to 85°C VDD = 3.3 V or 5.0 V
125
Output Clock Duty Cycle
49
PLL Bandwidth
10
Absolute Clock Period Jitter
Deviation from mean
±75
One Sigma Clock Period Jitter
20
Maximum
7
VDD+0.5
VDD+0.5
70
85
260
150
5.5
VDD/2-1
VDD+0.5
VDD-2.0
27
52
200
156
125
200
200
160
51
Units
V
V
V
°C
°C
°C
°C
V
V
V
V
V
V
V
mA
pF
pF
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
%
kHz
ps
ps
Notes:
1) All typical values are at 5.0 V and 25°C unless otherwise noted.
2) VOH and VOL can be set by the external resistor values on the PECL outputs.
3) IDD includes the current through the external resistors, which can be modified.
4) The phase relationship between input and output can change at power up. For a fixed phase relationship, see one of the
ICS zero delay buffers.
MDS 507 C
3
Revision 042600
Printed 11/13/00
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA •95126• (408)295-9800tel • www.icst.com

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]