SL74HC651D 데이터 시트보기 (PDF) - System Logic Semiconductor

부품명

상세내역

일치하는 목록

SL74HC651D

Octal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS

System Logic Semiconductor 

SL74HC651

FUNCTION TABLE

Dir. OE CAB CBA SAB SBA

A

B

FUNCTION

INPUTS INPUTS Both the A bus and the B bus are inputs.

L HXXXX

Z

Z

The output functions of the A and B bus

are disabled.

X X INPUTS

INPUTS

Both the A and B bus are used for inputs

to the internal flip-flops. Data at the bus

will be stored on low to high transition of

the clock inputs.

OUTPUTS INPUTS The A bus are outputs and the B bus are

inputs.

X* X

X

L

H

L

L

L X*

XL

H

L

L

The data at the B bus are displayed at the

H

A bus.

L

The data at the B bus are displayed at the

H

A bus. The data of the B bus are stored to

the internal flip-flops on low to high

transition of the clock pulse.

X* X X H

Qn

X*

XH

L

H

X

The data stored to the internal flip-flops,

are displayed at the A bus.

H

The data at the B bus are stored to the

L

internal flip-flops on low to high transition

of the clock pulse. The states of the

internal flip-flops output directly to the A

bus.

INPUTS OUTPUTS The A bus are inputs and the B bus are

outputs.

X X* L X

H

L

L

The data at the A bus are displayed at the

H

B bus.

HH

X*

L

X

H

L

X X* H X

X

L

The data at the B bus are displayed at the

H

A bus. The data of the B bus are stored to

the internal flip-flops on low to high

transition of the clock pulse.

Qn The data stored to the internal flip-flops

are displayed at the B bus.

X* H X

H

L

L

The data at the A bus are stored to the

H

internal flip-flops on low to high transition

of the clock pulse. The states of the

internal flip-flops output directly to the B

bus.

OUTPUTS OUTPUTS Both the A bus and the B bus are outputs

H LXXHH

Qn

Qn The data stored to the internal flip-flops

are displayed at the A and B bus

respectively.

HH

Qn

Qn The output at the A bus are displayed at

the B bus, the output at the B bus are

displayed at the A bus respec.

X : DON’T CARE

Z : HIGH IMPEDANCE

Qn : THE DATA STORED TO THE INTERNAL FLIP-FLOPS BY MOST RECENT LOW TO HIGH TRANSITION

OF THE CLOCK INPUTS

* : THE DATA AT THE A AND B BUS WILL BE STORED TO THE INTERNAL FLIP-FLOPS ON EVERY LOW TO

TRANSITION OF THE CLOCK INPUTS

SLS

System Logic

Semiconductor

Share Link: