datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

AN4506 데이터 시트보기 (PDF) - STMicroelectronics

부품명
상세내역
일치하는 목록
AN4506 Datasheet PDF : 47 Pages
First Prev 41 42 43 44 45 46 47
First-in first-out (FIFO) buffer
AN4506
Figure 25. Stream-to-FIFO mode: interrupt not latched
) )
     «
),)25HDGLQJ
)
«  
2951
7U LJJHU ,$ELW
6WUHDPWR),)2
HQDEOH
,QWHUUXSWORVW
2'5
),)2 6WDUW),)2
VWRS 5HDGLQJ
W
$0Y
Figure 26. Stream-to-FIFO mode: interrupt latched
) ) ) ) ) )
)
      « « 
) ) )

),)25HDGLQJ
6.3.6
2951
7U LJJHU ,$ELW
W
6WUHDPWR),)2
HQDEOH
),)2
VWRS
6WDUW),)2 5HDG
5HDGLQJ ,1765&
),)2 6WUHDPWR),)2
%\SDVV
HQDEOH
$0Y
Stream-to-FIFO can be used in order to analyze the sample history that generates an
interrupt; the standard operation is to read FIFO content when FIFO mode is triggered and
FIFO buffer is full and stopped.
Bypass-to-Stream mode
This mode is a combination of the Bypass and Stream modes described above. In Bypass-
to-Stream mode, the FIFO buffer starts operating in Bypass mode and switches to Stream
mode when the selected interrupt occurs.
Follow these steps for Bypass-to-Stream mode configuration:
1. Configure the desired interrupt generator by using register IG_CFG (0x30).
2. Turn on FIFO by setting the FIFO_En bit to “1” in the CTRL5 register (0x24). After this
operation the FIFO buffer is enabled but is not collecting data, output registers are
frozen to the last samples set loaded.
3. Activate Bypass-to-Stream mode by setting the FM[2:0] field to “100” in the
FIFO_CTRL register (0x2E).
42/47
DocID026442 Rev 2

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]