IN74HC109N 데이터 시트보기 (PDF) - Integral Corp.
부품명
상세내역
일치하는 목록
IN74HC109N Datasheet PDF : 5 Pages
| |||
IN74HC109
AC ELECTRICAL CHARACTERISTICS(CL=50pF,Input tr=tf=6.0 ns)
Symbol
Parameter
fmax Maximum Clock Frequency (50% Duty Cycle)
(Figures 1 and 4)
tPLH, tPHL Maximum Propagation Delay, Clock to Q or Q
(Figures 1 and 4)
tPLH, tPHL Maximum Propagation Delay , Set or Reset to Q
or Q (Figures 2 and 4)
tTLH, tTHL Maximum Output Transition Time, Any Output
(Figures 1 and 4)
CIN Maximum Input Capacitance
VCC
Guaranteed Limit
V 25 °C ≤85°C ≤125°C Unit
to
-55°C
2.0
6
4.8
4.0 MHz
4.5 30
24
20
6.0 35
28
24
2.0 175
220
265
ns
4.5 35
44
53
6.0 30
37
45
2.0 230
290
345
ns
4.5 46
58
69
6.0 39
49
59
2.0 75
4.5 15
6.0 13
95
110
ns
19
22
16
19
-
10
10
10
pF
Power Dissipation Capacitance (Per Flip-Flop)
CPD Used to determine the no-load dynamic power
consumption: PD=CPDVCC2f+ICCVCC
Typical @25°C,VCC=5.0 V
40
pF
TIMING REQUIREMENTS (CL=50pF,Input tr=tf=6.0 ns)
VCC
Guaranteed Limit
Symbol
Parameter
V
25 °C to -55°C ≤85°C ≤125°C Unit
tSU
Minimum Setup Time, J or K
2.0
100
125
150
ns
to Clock (Figure 3)
4.5
20
25
30
6.0
17
21
26
th
Minimum Hold Time, Clock
2.0
5
to J or K (Figure 3)
4.5
5
6.0
5
5
5
ns
5
5
5
5
trec
Minimum Recovery Time, Set 2.0
5
or Reset Inactive to Clock
4.5
5
(Figure 2)
6.0
5
5
5
ns
5
5
5
5
tw
Minimum Pulse Width, Set or 2.0
80
Reset (Figure 2)
4.5
16
6.0
14
100
12
ns
20
24
17
20
tw
Minimum Pulse Width,Clock
2.0
80
(Figure 1)
4.5
16
6.0
14
100
12
ns
20
24
17
20
tr, tf Maximum Input Rise and Fall 2.0
Times (Figure 1)
4.5
6.0
1000
500
400
1000
1000
ns
500
500
400
400
105
Share Link: 