IC62LV2568L 데이터 시트보기 (PDF) - Integrated Circuit Solution Inc

부품명

상세내역

일치하는 목록

IC62LV2568L

256K x 8 LOW POWER and LOW Vcc CMOS STATIC RAM

Integrated Circuit Solution Inc 

IC62LV2568L

IC62LV2568LL

WRITE CYCLE NO. 2 (CE1, CE2 Controlled)(1,2)

ADDRESS

CE1

CE2

WE

DOUT

DIN

tWC

tSA

tSCE1

tHA

tSCE2

tAW

tPWE(4)

tHZWE

DATA UNDEFINED

HIGH-Z

tLZWE

tSD

tHD

DATA-IN VALID

Notes:

1. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states

to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced

to the rising or falling edge of the signal that terminates the Write.

2. I/O will assume the HIGH-z state if OE =VIH.

8

Integrated Circuit Solution Inc.

LPSR001-0A 05/01/2001

Share Link: