FM24C16B 데이터 시트보기 (PDF) - Unspecified
부품명
상세내역
일치하는 목록
FM24C16B Datasheet PDF : 12 Pages
| |||
Ramtron
FM24C16B - 16Kb 5V I2C F-RAM
By Master
Start
Address
S
Slave Address 1 A
No
Acknowledge
Data Byte
1P
Stop
By FM24C16B
Acknowledge Data
Figure 7. Current Address Read
By Master
Start
Address
Acknowledge
No
Acknowledge
S
Slave Address 1 A
Data Byte
A
Data Byte
1P
By FM24C16B
Acknowledge
Data
Figure 8. Sequential Read
Stop
By Master Start
Address
Start
Address
S
Slave Address 0 A
Word Address
AS
Slave Address 1 A
By FM24C16B
Acknowledge
Acknowledge
No
Acknowledge
Stop
Data Byte
A
Data Byte
1P
Data
Figure 9. Selective (Random) Read
Endurance
The FM24C16B internally operates with a read and
restore mechanism. Therefore, endurance cycles are
applied for each read or write cycle. The memory
architecture is based on an array of rows and
columns. Each read or write access causes an
endurance cycle for an entire row. In the FM24C16B,
a row is 64 bits wide. Every 8-byte boundary marks
the beginning of a new row. Endurance can be
optimized by ensuring frequently accessed data is
located in different rows. Regardless, FRAM read
and write endurance is effectively unlimited at the
1MHz two-wire speed. Even at 3000 accesses per
second to the same row, 10 years time will elapse
before 1 trillion endurance cycles occur.
19 July 2011
7/12
Share Link: 