datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

V53C16258SHT50 데이터 시트보기 (PDF) - Mosel Vitelic, Corp

부품명
상세내역
일치하는 목록
V53C16258SHT50 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MOSEL VITELIC
V53C16258SH
HIGH PERFORMANCE
256K X 16 EDO PAGE MODE
CMOS DYNAMIC RAM
SELF REFRESH
PRELIMINARY
HIGH PERFORMANCE
Max. RAS Access Time, (tRAC)
Max. Column Address Access Time, (tCAA)
Min. Extended Data Out Mode Cycle Time, (tPC)
Min. Read/Write Cycle Time, (tRC)
50
50 ns
24 ns
19 ns
90 ns
Features
s 256K x 16-bit organization
s EDO Page Mode for a sustained data rate of
53 MHz (-50ns)
s RAS access time: 50 ns
s Dual CAS Inputs
s Low power dissipation
s Read-Modify-Write, RAS-Only Refresh,
CAS-Before-RAS Refresh
s Self Refresh
s Refresh Interval: 512 cycles/8 ms
s Available in 40-pin 400 mil SOJ and 40/44L-pin
400 mil TSOP-II packages
s Single +5V ±10% Power Supply
s TTL Interface
Description
The V53C16258SH is a high speed 262,144 x 16
bit high performance CMOS dynamic random
access memory. The V53C16258SH offers a
combination of unique features including: EDO
Page Mode operation for higher sustained
bandwidth with Page Mode cycle times as short as
19ns. All inputs are TTL compatible. Input and
output capacitance is significantly lowered to
increase performance and minimize loading. These
features make the V53C16258SH ideally suited for
a wide variety of high performance computer
systems and peripheral applications.
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
Package Outline
K
T
V53C16258SH Rev 0.3 September 1998
Access Time (ns)
50
Power
Std.
1
Temperature
Mark
Blank

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]