datasheetbank_Logo   전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
파트넘버 :
  >>>  ST-Microelectronics  >>> 74LVQ10TTR 데이터시트 PDF

74LVQ10TTR 데이터시트 - STMicroelectronics

부품번호74LVQ10TTR ST-Microelectronics
STMicroelectronics ST-Microelectronics
상세내역(기능)TRIPLE 3-INPUT NAND GATE
다른 PDF
74LVQ10TTR PDF 데이터시트 : 74LVQ10TTR pdf   


74LVQ10M image

DESCRIPTION
The 74LVQ10 is a low voltage CMOS TRIPLE 3-INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is ideal for low power and low noise 3.3V applications.
The internal circuit is composed of 3 stages including buffer output, which enables high noise immunity and stable output.
All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

■ HIGH SPEED:
   tPD = 5.3ns (TYP.) at VCC = 3.3 V
■ COMPATIBLE WITH TTL OUTPUTS
■ LOW POWER DISSIPATION:
   ICC = 2µA (MAX.) at TA=25°C
■ LOW NOISE:
   VOLP = 0.3V (TYP.) at VCC = 3.3V
■ 75Ω TRANSMISSION LINE DRIVING CAPABILITY
■ SYMMETRICAL OUTPUT IMPEDANCE:
   |IOH| = IOL = 12mA (MIN) at VCC = 3.0 V
■ PCI BUS LEVELS GUARANTEED AT 24 mA
■ BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL
■ OPERATING VOLTAGE RANGE:
   VCC(OPR) = 2V to 3.6V (1.2V Data Retention)
■ PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 10
■ IMPROVED LATCH-UP IMMUNITY

페이지 링크(HTML) : 1  2  3  4  5  6  7  8 
링크 공유 : 

74LVQ10TTR와 기능이 비슷한 부품 목록

[ ST-Microelectronics  74ACT10 ]  [ ST-Microelectronics  74ACT10B ]  [ ST-Microelectronics  74ACT10M ]  [ ST-Microelectronics  74ACT10 ]  [ ST-Microelectronics  74ACT10B ]  [ ST-Microelectronics  74ACT10M ]  [ ST-Microelectronics  74ACT10MTR ]  [ ST-Microelectronics  74ACT10TTR ]  [ Fairchild  74ACT10CW ]  [ Fairchild  74ACT10PC

Language : English   简体中文   日本語   русский   español

@ 2014 - 2018  [ ] [ 개인정보 보호정책 ] [ 데이터시트 요청하기 ]